Scheduling divisible loads with the nonlinear computational complexity is a challenging task as the recursive equations are nonlinear and it is difficult to find closed-form expression for processing time and load fractions. In this study we attempt to address a divisible load scheduling problem for computational loads having second-order computational complexity in a master-slave paradigm with nonblocking mode of communication. First, we develop algebraic means of determining the optimal size of load fractions assigned to the processors in the network using a mild assumption on communication-to-computation speed ratio. We use numerical simulation to verify the closeness of the proposed solution. Like in earlier works which consider processing loads with first-order computational complexity, we study the conditions for optimal sequence and arrangements using the closed-form expression for optimal processing time. Our finding reveals that the condition for optimal sequence and arrangements for second-order computational loads are the same as that of linear computational loads. This scheduling algorithm can be used for aerospace applications such as Hough transform for image processing and pattern recognition using hidden Markov model (HMM).
I. INTRODUCTION
Researchers are producing a huge amount of data to solve complex and interdisciplinary problems. The efforts to solve such complex problems are hindered by time-consuming postprocessing in a single workstation. Data-driven computation is an active area of research, which addresses the issue of handling huge data sets. The main objective in data-driven computation is to minimize the processing time of computing loads by using distributed computing system. These computing loads are assumed to be divisible arbitrarily into small fractions and processed independently in the processors. The above assumption on computing loads is suitable for many practical applications involving data parallelism such as image processing, pattern recognition, bio-informatics, data mining, etc. The main thrust in the parallel processing of divisible loads is to design efficient scheduling algorithms that minimize the total load processing time. The domain of scheduling divisible loads in a multiprocessor system is commonly referred as divisible load theory (DLT) and is of interest to researchers in the field of scheduling loads in computer networks. The problem of scheduling divisible loads in intelligent sensor networks started in 1988 by Cheng and Robertazzi [13] . Here, an intelligent sensor network with master-slave architecture is considered where a master processor can measure, compute, and communicate with other intelligent sensors for collaborative computing.
The first mathematical model considered [13] is similar to a linear network of processors. The optimal load allocation strategy presented in [13] is extended to tree networks in [14] and bus networks in [11] , [34] . An optimal load allocation for linear network of processors is presented by the theory that all processors stop computing at the same time instant [13] . In fact, this condition has been shown to be a necessary and sufficient condition for obtaining optimal processing time in linear networks [33] by using the concept of processor equivalence. An analytical proof of this assumption in bus networks is presented in [35] . This assumption has been proven in a rigorous manner and it is shown that this assumption is true only in a restricted sense [8] . The concepts of optimal sequencing and optimal arrangement are introduced [4, 29] and parameters for computation and communication are probed for adaptive distributed processing [22] .
Since 1988 research works [6-8, 11-14, 17-20, 22, 25, 29, 33-37, 41] in DLT framework have been carried out by algebraic means to determine optimal fractions of a load distributed to processors in the network such that the total load processing time is minimum. A number of scheduling policies have been investigated including multi-installments [5] , multi-round scheduling [7, 42] , multiple loads [17] , limited memory [20, 38] , simultaneous distribution [24, 32] , simultaneous start [36] , start-up delay [9, 39] , detailed parameterizations and solution time optimization [1] , and combinatorial schedule optimization [21] . Divisible loads may be divisible in fact or as an approximation as in the case of a large number of relatively small independent tasks [3, 10] . Ten reasons to use the concept of divisible load scheduling theory have recently been presented [34] . Results and open problems in divisible load scheduling in single level tree network are highlighted in [6] . A complete survey and results in divisible load scheduling algorithm can be found in [8] , [34] , [36] . The aforementioned research works in the domain of divisible load scheduling in distributed systems consider processing load requiring linear computational power.
There is an increasing amount of research on real-time modeling and simulation of complex systems such as nuclear modeling, aircraft/spacecraft simulation, biological systems, bio-physical modeling, genome search, etc. It is well known that many algorithms require nonlinear computational complexity, i.e., the computational time of the given data/load is a nonlinear function of the load size (N). For the first time in the literature, a nonlinear cost function is considered [19, 25] . In [25] the computational loads require nonlinear processing time depending on the size of load fractions. It has been mentioned that because of nonlinear dependency the speed-up achieved by simultaneous-start is superlinear [19, 25] . Finding an algebraic solution for nonlinear computational loads is a challenging issue. In this paper we present an approximate algebraic solution for second-order computational loads.
Image processing and pattern analysis for aerospace applications of which computational complexity is O(N 2 ) include line detection using the Hough transform [15] , and pattern recognition using 2D hidden Markov model (HMM) [31] . The classical Hough transform was concerned with the identification of lines in the image, but later this transform was extended to identifying positions of arbitrary shapes, most commonly circles or ellipses. The computational complexity for N points is approximately proportional to N 2 . When N is large, parallel or distributed processing is desired [23] . A separable 2D HMM for face recognition builds on an assumption of conditional independence in the relationship between adjacent blocks. This allows the state transition to be separated into vertical and horizontal state transitions. This separation of state transitions brings the complexity of the hidden layer of the proposed model from the order of O(N 3 k) to the order of O(N 2 k), where N is the number of the states in the model and k is the total number of observation blocks in the image [23] . In addition, we can also find real-world problems like molecular dynamic simulation of macromolecular systems, learning vector quantization neural network [27] , and block tri-diagonalization of real symmetric matrices [2] which require second-order computational complexity.
In this paper we address the scheduling problem for second-order computational loads in a master-slave paradigm with nonblocking mode communication.
Here the second-order time complexity computational load arrives at the master processor and it distributes the load fractions one-by-one to the slave processors in the network using the nonblocking mode of communication. Using a mild assumption on the communication to computation speed ratio and the minimum granularity of any load fractions, we derive an algebraic solution for the optimal size of the each load fraction and the total load processing time. Numerical solutions are compared with the algebraic solution to see if they conform to each other. The results clearly indicate that the algebraic closed-form expression matches closely with the numerical solution. Finally, we study the conditions for optimal sequence and optimal arrangement using the closed-form expression. Our finding reveals that the condition for optimal sequence/arrangements is the same as that of linear computational loads.
II. MATHEMATICAL FORMULATION
In this section, we describe the master-slave model and formulate the problem. We consider a second-order computational load which is arbitrarily divisible. The user submits the computational load in the master processor (p 0 ). The master processor p 0 is connected to m slave processors (p 1 , p 2 , :::, p m ) through the links (l 1 , l 2 , :::, l m ) as shown in Fig. 1 . The root processor (p 0 ) divides the processing load into m + 1 fractions (® 0 , ® 1 , :::, ® m ), keeps ® 0 for itself and distributes the remaining m fractions to child processors (p 0 , p 1 , p 2 , :::, p m ) in the network. The processing time to compute the load fraction depends linearly on the computing speed of the processor and nonlinearly in terms of the size of load fraction. In this paper we use nonblocking mode of communication [28, 40] to distribute the load fractions (® 0 , ® 1 , :::, ® m ) to slave processors (p 1 , p 2 , :::, p m ). In the nonblocking mode of communication, the child processor will start the computation process while its front-end starts receiving the fraction of loads. The objective of this study is to find the optimal size of load fractions assigned to the processors in the network such that the total processing time is minimum. The following are the notations used in this paper.
® 0
Fraction of the load assigned to the root processor p 0 .
® i
Fraction of the load assigned to the child processor p i .
A i
Inverse computing speed on the processor p i .
G i
Inverse link speed on the link l i . T(m) Total time taken to process the complete load. N Total size of the load fractions. m Number of the slave processors. n Order of processing. ± Minimum granularity of any load fraction.
A. Optimal Load Scheduling
We derive the closed-form expressions for the load fractions and processing time for nonlinear processing load in the nonblocking mode of communication model. For the purpose of derivation of the closed-form expression, we consider a sequence of load distribution, p 1 , p 2 , :::, p m , in that order. The problem is to find the optimal sizes of the load fractions that are assigned to the processors in the network such that the final processing time is minimal. The load distribution process by the master processor p 0 is illustrated by means of a timing diagram as shown in Fig. 2 . As in the case of linear computational loads [8] , the processing time for nonlinear computational loads is minimum only when all processors stop computing at the same time. The detailed proof for second-order computational loads is given in the Appendix.
From the timing diagram, we can write the recursive load distribution equations as follows:
The above equations are reduced to
where
The normalization equation is
Equations (3) and (4) can be reduced to
The size of load fractions can be obtained by substituting (8) and (9) in (7) and solved analytically. Solving these equations is difficult and computationally intensive. In this paper we derive a closed-form expression for the size of load fraction and processing time by approximating the terms inside the root. Finding approximate closed-form expression for higher power is difficult. Hence, in this paper we consider only the second power (n = 2). If we substitute n with 2 in (8) and (9), then the equations are reduced as
(11) Assumption: We assume that the ratio of communication time to computation (¯i) is very small in most practical distributed systems. Also, the size of load fraction assigned to the child processor ® i N is larger than¯i.
Using the above assumption, we express the term ( (11) in Taylor series as s
Note that the communication-to-computation ratio (¯i) is less than 1 and the load fraction assigned to the child processor is greater than the minimum granularity of processing load (® i N > ±). Hence, the higher order terms of¯i=® i N are small and are neglected.
In this paper we consider a first-order approximation of square root to derive the closed-form expression. s
The approximation holds only when¯i=® i N is much smaller than one and¯i=® i N moves closer to¯i=±, the approximation become worse. By substituting the approximation of the square root, (11) can be simplified as
By substituting (14) and (10) in normalization (7), we can derive the closed-form expression for the load fraction ® 0 assigned to the root processor p 0 as
From (10) and (15), the load fraction ® i can be expressed in terms of load fraction ® 0 as
By substituting the closed-form expression for load fraction ® 0 in (18) , one can easily calculate the size of load fraction assigned to any processor in the network as follows:
Now we derive the closed-form expression for the total load processing time. From the timing diagram shown in Fig. 2 , the total load processing time T(m) is given as follows:
One should remember that the above closed-form expression for processing time is derived under the assumption that the communication time is less than the computation time. When the communication time is greater than the computation time (¯i > 1), simultaneous processing is not possible. The processor will have cycles of the work and wait period. For this case, finding closed-form expression is not straightforward. This case can be handled easily using the equivalent processor concept explained in [28] , [40] .
The advantage of the closed-form expression is that we can directly derive conditions for the optimal sequence of load distribution and the optimal arrangement of processors. Before analyzing the theoretical results, we present a numerical example to understand the characteristics of nonlinear DLT with nonblocking mode of communication.
B. Numerical Example 1
Consider the task of finding ellipses in a 512 £ 512 image. Lets assume that the ellipses are oriented along the principle axes. Hence, we need four parameters (k = 4) (two for the center of the ellipse and two for the radii) to describe the ellipse. The ) . Here, N is image space (N = 262144). For simplicity we consider a small region of interest 10 £ 10 (N = 100) in our example. The root processor divides the image size into small fractions and distributes them to child processors. Each child processor computes the Hough space for a given resolution and generates the accumulator array for their fraction of image region. The size of accumulator array depends on the resolution and does not depend on the image size. Finally, the root processor collects all the arrays and identifies the candidate points for ellipses. For simplicity we neglect the result collection time (resolution is much smaller than image size) from each processor.
Consider a single-level tree network with three processors (m = 3). The time to compute the accumulator array for one pixel (processors parameter) and the time to communicate one pixel through the link (link parameters) are given in Table I . The total size of load fraction N is assumed to be 100 units. The processing time obtained using the closed-form expression and actual solution obtained using the analytical solution are given in Table II . From the table we can see that the processing time obtained using the approximate closed-form solution matches with the analytical solution. The difference between the solutions depends on the ratio between communication time to computation time (¯i) and size of load fraction (® i N). The error is small when¯i=® i N is close to zero and it becomes worse when¯i=® i N moves closer to¯i=±.
The main objective of deriving the closed-form expression is to study the behavior of second-order load scheduling problems. In the following section we show that the approximate closed-form solution can be directly used to find the conditions for optimal arrangements and optimal sequence of load distribution.
C. Homogeneous System
As a special case for the homogeneous system (A i = A and G i = G), the load fraction assigned to the root processor (® 0 ) is obtained by substituting f i = 1 and¯i =¯in (15) as follows:
The load fraction assigned to any child processor p i is obtained as follows:
The total load processing time for the homogeneous system is computed as follows:
In the homogeneous case, if the communication-to-computation ratio tends to be zero, the load fractions assigned to the processors converge to equal load fraction, i.e.,
and
and the total load processing time converges to
From (26), we can see that the total processing time is superlinear with increase in the number of processors.
III. OPTIMAL SEQUENCE OF LOAD DISTRIBUTION
In the linear DLT, the closed-form expression is used to find the condition for the optimal sequence of load distribution. Similarly, one needs to derive the closed-form expression to study the behavior of the nonlinear divisible load condition. In this section we present the condition for optimal sequence of load distribution obtained from the approximate closed-form expression. First, we present an example to understand the effect of changing the sequence of load distribution and later generalize the result. For this purpose we consider a three-processor (m = 3) network. From (20) we can see that the processing time is a function of load fraction ® 0 assigned to the processor p 0 . Hence, it is sufficient to analyze the behavior of ® 0 instead of processing time T(m).
Case A: The sequence of load distribution is (p 1 , p 2 , p 3 ) , i.e., the root processor p 0 first sends the load fraction to the processor p 1 , next to the processor p 2 , and last to the processor p 3 . Using the closed-form expression, we can write ® 0 as
The above equation can be expressed in terms of system parameters (A i , G i ) as
(28) Case B: Now, we change the load distribution sequence as (p 1 , p 3 , p 2 ), i.e., the root processor p 0 first sends the load fraction to the processor p 1 , next, to the processor p 3 and finally to the processor p 2 . The load fraction (® 0 0 ) can be obtained by interchanging (A 2 , G 2 ) and (A 3 , G 3 ) in the earlier expression.
(29) Now, we have to find the condition for ® 0 · ® 0 0 . By subtracting (29) and (28), we get
(30) From the above equation, we can say that the total load processing time is minimal for load distribution sequence (p 1 , p 2 , p 3 ) if and only if G 2 is less than G 3 . From the results obtained for the three-processor network case, we can generalize the result as follows.
Optimal Sequencing Theorem Given an (m + 1)-processor single-level tree network with nonblocking mode of communication, the optimal sequence of load distribution is produced if the root processor distributes the load fractions in ascending order of communication speed parameter G i of the links.
PROOF For m processors, consider a case when the root processor p 0 distributes the load fractions to child processors in the following sequence (p 1 , p 2 , :::, p i¡1 , p i , p i+1 , :::, p m ). The value of load fraction ® 0 assigned to the root processor for this sequence is
Consider another sequence of load distribution where the root processor distributes the load fractions to child processors in a sequence (p 1 , p 2 , :::, p i¡1 , p i+1 , p i , :::, p m ). The value of load fractions assigned to the root processor in this sequence is
The load fraction for the new sequence can be obtained by exchanging the (G i , A i ) and (G i+1 , A i+1 ) in (31) . The interchange affects terms f i , f i+1 , f i+2 , i , and¯i +1 only, and does not affect the other terms. Note that because of this interchange, y(m) and y 0 (m) will not change. Now, we will find the conditions for ® 0 · ® 0 0 , which is the same as x(m) · x 0 (m). The terms x(m) and x 0 (m) are a function of f and¯.
(33) Now, x(m) ¡ x 0 (m) is given as follows:
Then,
Here, note that ® 0 N · ® 0 0 N only when G i · G i+1 . By recursively applying the above condition, we can get the optimal load distribution sequence which satisfies the condition G 1 · G 2 · ¢ ¢ ¢ · G m . This proves the theorem.
The result obtained from the optimal sequencing theorem is similar to that of the optimal sequence of load distribution presented for the linear case [8, 29] .
A. Numerical Example 2
In this example we consider the same parameters used in the numerical example 1. In the previous example, we used load distribution sequence (p 1 , p 2 , p 3 ). The total load processing time is 148,384 units. By applying the optimal sequencing theorem, the optimal sequence of load distribution is (p 3 , p 2 , p 1 ). The load fractions assigned to the processors in the network are ® 0 = 0:128236, ® 1 = 0:136015, ® 2 = 0:351175, and ® 3 = 0:38465. The total load processing time is 148,000 units. From this result, we can see that the total processing time for the optimal sequence is less than that for the previous sequence.
IV. OPTIMAL ARRANGEMENT OF PROCESSORS
In this section we derive the condition for the optimal arrangement of processors in the nonlinear divisible load problem using our closed-form expressions. First we present an example to understand the effect of changing the processor arrangement and later generalize the result. For this purpose, we consider a three-processor (m = 3) network. Here, the sequence of load distribution is fixed as (p 1 , p 2 , p 3 ) .
Case A: The processor p 1 is connected to link l 1 , processor p 2 is connected to link l 2 , and processor p 3 is connected to link l 3 . Using our closed-form expression, we can write ® 0 as (28) .
Case B: Now we change the arrangement of processors in the network. The processor p 1 is connected to link l 2 and the processor p 2 is connected to link l 1 . The load fraction (® 0 0 ) can be obtained by interchanging A 1 and A 2 in the earlier expression as (28) .
Now we have to find the condition for ® 0 · ® 0 0 . By subtracting (28) and (36), we get
(37) From the above equation, we know that the processing time is a minimum if and only if the sequence of load distribution based on ascending order of communication speed parameter, i.e., G 1 · G 2 . Hence, from the above equation, we can change the arrangement if and only if the processing speed A 2 is less than A 1 . Now, we generalize the result as follows:
Optimal Arrangement Theorem Given an (m + 1)-processor single-level tree network with optimal sequence of load distribution, the total load processing time is minimum if the processors are connected to the links in ascending order of processor speed parameter A i .
PROOF For m processors, consider a case when the root processor p 0 distributes the load fractions to child processors in the following sequence (p 1 , p 2 , :::, p i¡1 , p i , p i+1 , :::, p m ). Here the network arrangement is (p 1 , l 1 ), (p 2 , l 2 ) , :::,(p i , l i ), (p i+1 , l i+1 ), :::,(p m , l m ). The value of load fraction ® 0 assigned to the root processor in this arrangement is given as (31) .
Consider another arrangement where a processor p i is connected to a link l i+1 and a processor p i+1 is connected to a link l i , i.e., the arrangement is (p 1 , p 2 , :::, p i¡1 , p i , p i+1 , :::, p m ). Here the network arrangement is (p 1 , l 1 ), (p 2 , l 2 ), :::,(p i+1 , l i ), (p i , l i+1 ), :::,(p m , l m ). The value of load fractions assigned to the root processor in this arrangement is given as (32) .
The load fraction for the new arrangement can be obtained by exchanging the A i and A i+1 in (31) . The interchange affects terms f i , f i+1 , f i+2 ,¯i, and i+1 only, and does not affect the other terms. Note that because of this interchange, y(m) and y 0 (m) will not change. Now, we find the conditions for ® 0 · ® 0 0 which is the same as x(m) · x 0 (m). The terms x(m) and x 0 (m) are a function of fs and¯s. Now, x(m) ¡ x 0 (m) is given as follows:
(38) Then,
(39) Here, note that ® 0 N · ® 0 0 N only when A i · A i+1 . By recursively applying the above condition, we can get the optimal load distribution sequence which satisfies the condition A 1 · A 2 · ¢¢¢ · A m . This proves the theorem.
In the above analysis, the speed condition of the root processor is not included. Now, we prove the speed condition on the root processor.
Let us consider a two-processor network and the arrangement of processors in the network is (p 1 , l 1 ) and (p 2 , l 2 ). The processing time for this arrangement is
Now, assume that the processor p 1 should distribute the load fractions instead of processor p 0 . Then, we have to consider another arrangement: (p 0 , l 1 ) and (p 2 , l 2 ). The total load processing time for this arrangement is The value T ¡ T 0 is computed as follows:
(42) Hence, T · T 0 only when A 0 · A 1 . From here we can say that the first processor should be fastest. Note that to find the speed condition of the root processor, we have to use the processing time expression. For the speed condition of the child processors, it is sufficient to consider the value of the ® 0 expression rather than the processing time expression.
A. Numerical Example 3
In this example, we consider the same parameters used in the numerical example 1. In the numerical example 1, we have used load distribution sequence (p 1 , p 2 , p 3 ). The total load processing time is 148,384 units. By applying the optimal arrangement theorem, the optimal sequence of load distribution is (p 2 , l 3 ), (p 1 , l 2 ), (p 0 , l 1 ). The load originating processor is now p 3 . The total load processing time is 147,975 units. From this result we can see that the total processing time with the optimal sequence and arrangement is less than that of the total load processing time for the other sequences.
V. CONCLUSIONS
In this paper we have dealt with parallel processing of second-order computational loads in a single-level tree network with the nonblocking mode of communication. With a mild assumption on communication-to-computation speed ratio, we have shown how to derive a closed-form expression for optimal load partition such that the total load processing time is minimum. Numerical examples are presented to illustrate the closeness of the solution. The main advantage of the closed-form expression is in the study of characteristics of the system. Using the closed-form expressions, we derive the condition for optimal sequencing and arrangements of processors. These results can be used in intelligent scheduling of divisible second-order processing loads.
APPENDIX
For linear processing loads, it has been proved that the processing time is minimum only when all processors stop computing at the same time [8] . In this Appendix, we prove that it is true even for nonlinear computational loads. First we present a motivational example and next we formally define the theorem and prove it.
A. Numerical Example A1
Let us consider a three-processor (m = 3) system with the following parameters: A 0 = 1, A 1 = 1:1, A 2 = 1:5, A 3 = 2, G 1 = 1, G 2 = 1:5, and G 1 = 2. Total size of the processing load is 100. First, we assume that the processors participating in the computation stop computing at the same time. Using our closed-form expression of the load fraction, we can determine the size of load fractions assigned to the processors. The load fractions are: ® 0 = 0:29096, ® 1 = 0:27742, ® 2 = 0:23365, and ® 3 = 0:19797. The timing diagram describing the communication and computation time for each processor is shown in Fig. 3 .
From the timing diagram shown in Fig. 3 , the finishing times for processors p 0 , p 1 , p 2 , and p 3 are: T 0 = 846:577, T 1 = 846:580, T 2 = 846:627, and T 3 = 846:631. The total load processing time is the maximum of T 1 , T 2 , T 3 , and T 4 which is 846.631. There is a small deviation in finishing times due to approximation in the derivation of the load fractions.
Since the child processor p 2 can compute faster than p 3 , we assign additional load from p 3 to p 2 . Now the load fractions are ® 0 = 0:29096, ® 1 = 0:27742, ® 2 = 0:24365, and ® 3 = 0:18797. For this load distribution, the timing diagram is shown in Fig. 4 . Case A: We consider the finishing times of processor p 0 and p 1 . The rest of the finishing times are assumed to be arbitrary and the load fractions assigned to other processors are assumed to be arbitrary constants.
Here C 0 is a constant. Then
From the timing diagram given in Fig. 3 , we can write the finishing times of processor p 0 and p 1 as
By substituting ® 1 in T 1 , we get
The optimal processing time is the time that minimizes the maxfT 0 , T 1 g. The variation of finishing times T 0 and T 1 for different values of ® 0 are given in Fig. 5 . From Fig. 3 , we can see that the processing time is a minimum, if the finishing times for processor p 0 and p 1 are the same, i.e., T 0 = T 1 . At this point, we can express ® 1 Case B: Now we examine the case with three processors (p 0 , p 1 , p 2 ) and their finishing times are T 0 , T 1 , and T 2 , respectively. Here again we assume that the load fractions assigned to other processors in the network are arbitrary constants.
Now the load fraction assigned to the child processor p 2 can be expressed in terms of load fraction ® 0 and ® 1 as,
Using (47) and (48), we can express ® 2 in terms of ® 0 as
From the timing diagram given in Fig. 4 , finishing time for T 2 and T 0 are expressed as
The finishing time T 2 for processor p 2 can be expressed in terms of ® 0 as
(53) Now we plot the finishing times T 0 and T 2 with respect to the load fraction ® 0 as shown in Fig. 6 . When the load fraction ® 0 equals to the value (1 ¡ C 1 )=(1 + k 1 ), the load fraction ® 2 assigned to the processor p 2 is zero. Hence, the finishing time T 2 is zero. From the figure we can observe that the finishing times meet each other at one point which is the minimum processing time point. From the previous case, we can say that the finishing time of T 1 is the same as T 0 . Hence, at the minimum point,
Using this condition, we can express the load fraction ® 2 in terms of the load fraction ® 0 as given in (18) 
where k 2 = p f 1 f 2 and r 2 =¯1 p f 2 =2. Case C: Now, we examine four processors (p 0 , p 1 , p 2 , p 3 ) and their finishing times are T 0 , T 1 , T 2 , and T 3 , respectively. Here again we assume that the load fractions assigned to other processors in the network are arbitrary constants.
Now the load fraction assigned to the child processor p 3 can be expressed in terms of the load fraction ® 0 , ® 1 , and ® 2 as,
Using (55), (54), and (47), we can express ® 3 in terms of ® 0 as
From the timing diagram given in Fig. 4 , finishing time for T 3 is expressed as
The finishing time T 3 for processor p 3 can be expressed in terms of ® 0 as
Now we plot the finishing times T 0 and T 3 which are shown in Fig. 7 . When the load fraction ® 0 equals to the value (1 ¡ C 1 + r 2 =N)=(1 + k 1 + k 2 ), the load fraction ® 3 assigned to processor p 3 is zero. Hence, the finishing time T 3 at this condition is zero. From the figure we can observe that the finishing times meet each other at one point which is the minimum processing time point. From previous cases we can say that the finishing times of T 1 and T 2 are the same as T 0 . Hence, at the minimum point, T 3 = T 2 = T 1 = T 0 . Using this condition, we can express the load fraction ® 3 in terms of load fraction ® 0 as given in (18) ,
Based on the results in the previous cases, we can extend the proof to show that the minimum processing time is achieved when T 0 = T 1 = ¢¢ ¢ = T i for i + 1 processors (p 0 , p 1 , :::, p i ). Let
Then
From the results of previous cases, we can express ® j in terms of ® 0 as 
From the timing diagram given in Fig. 2 , finish time T i for processor p i can be expressed as
When ® 0 = C, the load fraction (® i ) assigned to the processor p i is zero, and hence, finish time is zero. Similarly, when ® 0 = 0, the load fraction (® i ) assigned to the processor p i is 1 ¡ C i . Now the finish time is (1 ¡ C i ) 2 NA i . From this we can conclude that there exists a minimum processing time at a crossover point where T 0 = T 1 ¢ ¢ ¢ = T i . Using mathematical induction, one can generalize that the processing time is a minimum if all participating processors stop computing at the same time, i.e., T 0 = T 1 = ¢ ¢¢ = T m . He is a research scholar in Graduate School of Information Management and Security, Korea University, Korea. His research interest includes database Security, parallel and distributed computing, and data mining.
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